Abstract-Timing errors in time-interleaved ADC's often generate undesirable spurs, and hence, degrade the spurious-free dynamic range (SFDR) of the ADC. In this paper, a digital-background calibration technique is proposed to minimize these effects. The proposed technique is based on digital interpolation, which estimates the correct output values from the output samples that suffer from timing errors. Since this technique requires an accurate estimation of the timing errors of the individual channels, a digital-background timing-error measurement technique is also proposed. Theoretical analysis, as well as simulation results, show that the calibration technique can greatly attenuate the spurs, and the SFDR can be significantly improved by 20-60 dB, depending on the digital hardware complexity and the ratio of sampling frequency and signal frequency. The major advantage of this technique is that all the calibration processes are carried out in the background using digital circuits, and only slight modification is required on the analog part of the ADC for obtaining a background estimation of the timing errors.
I. INTRODUCTION

I
N RECENT YEARS, a general trend in wireless communication systems is pushing the digital signal processing circuits more and more close to the front end right after the first intermediate frequency (IF) stage. This trend imposes stringent requirements on the design of analog-to-digital converters (ADC's). ADC's for such application do not only need to achieve high speed ( 75 MHz) and high resolution ( 12 bits), but also need to have low distortion and large dynamic range (e.g., SFDR 75-90 dB) [1] - [33] . Although advances in CMOS technologies enhance the performance of digital circuits, analog circuits may not have the same improvement due to the reduction of supply voltage in these processes in general. Therefore, designing high-speed and high-resolution ADC's with such high dynamic range is a great challenge in today's sub-micron and future deep sub-micron processes.
Traditionally, single-pipelined architecture is the main choice to design high-speed and high-resolution ADC's for this application. However, other architectures may need to be inves- tigated to further enhance the performance of ADC's in order to keep up with the ever-growing needs in wireless communication systems. Alternative architecture, such as time-interleaved (or parallel) architecture, has been studied [4] . In this architecture, high-speed operation is achieved by converting different analog input samples in parallel using identical ADC's (channels). The significant advantage due to this parallelism is the speed relaxation by times on each channel. Thus the design of each channel is much easier [5] - [7] . Nonetheless, compared with the single-channel approach, this type of ADC suffers from channel parameter mismatches (e.g., gain, offset, etc.) and channel sampling timing errors. These nonideal factors introduce unwanted tones and noise, and hence, reduce the spurious-free dynamic range (SFDR) as well as the signal-to-noise ratio (SNR). Although different techniques have been proposed for reducing the effects of channel parameter mismatches [8] - [10] , not much work has been proposed to reduce or calibrate the effects of timing errors. However, as will be shown shortly, timing errors in time-interleaved ADC's can greatly degrade the performance, and in many cases it can become the dominant factor that limits the application of this architecture [11] . In this paper, a digital-background calibration technique based on interpolation is proposed to reduce the channel timing-error effects, specifically the timing clock-skew effects. Since most of the calibration processes are carried out on the digital outputs, very little change is needed on the analog part of the ADC.
II. TIMING ERRORS IN TIME-INTERLEAVED ADC
The architecture of a time-interleaved ADC's with channels operating at an overall sampling rate of is shown in Fig. 1 . The detailed structure of each channel does not affect the results of the proposed technique. The only requirement is that each individual channel should be a complete ADC. Different channels convert samples according to the sequential clock phases , , at the rate of . Digital outputs from all channels are recombined by the digital multiplexer that provides a full data rate of sample/s. Since the sampling clocks for individual channels are generated by a multiphase clock generator, it introduces timing errors on the sampling instant of each channel. There are two kinds of timing errors to be identified. 1) Clock skew: -deterministic difference between ideal and real sampling edge. Clock skew is mainly due to device mismatch and asymmetric layout of the clock generator. It can also be caused by the disturbance from the power supply which may contain a deterministic component. 2) Random jitter: -random changes on the clock edges (also known as phase noise). Random jitter is mainly due to device noise and random noise coupled from the power supply and substrate. These two effects are illustrated in Fig. 2 . If channel 0 is used as a reference and channel has a clock skew of , this will cause the sampled value with an error of . The deterministic clock-skew error will produce an unwanted phase modulation on the output data and create unwanted tones. As a result, the SFDR will be degraded [4] . Due to random jitter, additional error on the sampled data will result. Since this effect is random in nature, it tends to spread out the effect on the whole output spectrum by raising the noise floor and hence, results in decreased SNR.
As an illustration, a simulated output spectrum of a time-interleaved ADC with only clock-skew and random-jitter effects is shown in Fig. 3 . The ADC has eight ideal channels, and each channel has 14 bits of resolution. The random jitter is assumed to have a uniform distribution within a range of 0.5% of the sampling period, i.e.,
. The clock skews are assumed to be within the same range with different fixed value for each channel. The input is a pure sine wave with amplitude slightly less than the full range. Shown in Fig. 3(a) is the ideal case without timing error. As shown in Fig. 3(b) , the ADC that suffers from clock skews and random jitter has unwanted tones and higher noise floor. Both SFDR and SNR are reduced to less than 70 dB, while the ideal 14-bit ADC has an SFDR of 120 dB and an SNR of 85 dB.
For wireless communication applications, the SFDR of the ADC is of the main concern, hence all analysis and therefore the proposed technique will be concentrated only on skew effects. A detailed analysis of the clock-skew effect is carried out in the Appendix. Similar analysis can also be found in [12] , [13] . For an input signal with a Fourier transform of , the ADC output spectrum can be written as (1) where is the sampling frequency, and is the clock skew of the th channel. The term "noise" in (1) contains both quantization noise and the noise due to random jitter. When the input signal is a complex sinusoidal signal, the output spectrum due to clock-skew alone becomes (2) For , it represents the desired signal, which has a magnitude of . The unwanted tones appear near multiples of , with . The SFDR can then be calculated as the difference between the magnitude of the desired signal and the magnitude of the highest unwanted tone. Notice that the number of channels determines the number of unwanted tones. The magnitudes of the clock skews determine the magnitudes of the unwanted tones.
Traditionally, there are two approaches that help to minimize the timing-error effects. The first is to use a front-end Sample-and-Hold (S/H) [9] . Since this S/H uses only one single clock to sample the input signal, it does not have the clock-skew problem. Notice that random jitter still exists. The main challenge of this method is the need to design a high-accuracy S/H operating at the full sampling rate of that can drive all the following S/H's and settle to the desired accuracy within half clock cycle. Another approach is to design a very low clock skew and low jitter multiphase clock generator (for example, using delay locked loop [10] ). Nevertheless, it remains a challenge to achieve low clock skews between different clock phases.
III. PROPOSED TECHNIQUE FOR MINIMIZING TIMING-ERROR EFFECTS
If each channel in the ADC is ideal, the digital output of each channel will represent the correct magnitude at the actual sampling instant. The unwanted tones are generated due to the fact that no timing information is given to these digital outputs and these outputs are then interpreted as the outputs at the ideal sampling instants. However, it is possible to reconstruct the original signal based on the digital outputs at the actual sampling instants if the timing information is known. Jenq [14] proposed a method to reconstruct the original signal by processing the digital outputs in frequency domain. This approach is suitable for instrumentation applications. However, it may not be suitable for real-time applications such as wireless communication.
A. Interpolation Algorithm
To alleviate the effect due to timing errors, a digital technique based on interpolation is proposed in this paper. The basic idea is as follows. Assume that there is only one channel that has timing error; the output data are given as at the corresponding sampling instants of , where represents the difference between the actual output and the ideal output. To correct the error added to , one can estimate the actual value of using the output data by interpolation if the timing error is known. Although the clock skew can be measured as discussed later in this paper, the random jitter at a particular time instant is difficult to measure. Since the SFDR is the most important specification in wireless communication and random jitter will still exist for a given design of clock generator, the error due to random jitter is assumed to be negligible (i.e., and ) to simplify the problem.
Although different interpolation algorithms can be used to estimate , an iteration algorithm based on Neville's method [15] is chosen. Since this method is considered to be a linear interpolation method, no extra unwanted tones such as inter-modulation products will be generated. Assume that there is only one channel that suffers from clock skew, the interpolation problem can be formulated as follows.
Given an input signal and a number of ADC output samples , , , find the value of for a given instant , where and the notation represents the ADC output sample at instant . To make it convenient for the iteration operation in the interpolation algorithm, a two dimensional array is defined with corresponding to the iteration step. The initial values 's are equal to 's ( ) and is equal to the output that suffers from clock skew. Assume that is any time instant between and where is the number of points (assume to be odd number) to be used in the interpolation. For , the interpolation is based on the following iterative equation:
Using this equation, a final result can be obtained. It represents the estimated value of the ADC output at the time instant . Therefore, based on the digital output values at the sampling instant of , the correct digital output at can be estimated if the timing error due to clock slew is known. When there are more than one channels have skews, (3) still holds except that for , and the same algorithm can be used for correcting the output error for each channel.
Using this basic algorithm, the entire ADC with calibration has an architecture as shown in Fig. 4 . Notice that the architecture has two major characteristics: First, the process is done after the conversion of each channel. Second, it is done in the digital domain, which means that there are no major changes in the analog circuit design. These characteristics are very important since any additional high-speed analog circuit will be difficult to design.
B. Simulation Results
To demonstrate the proposed technique, a time-interleaved ADC was simulated with the same setup as discussed in Section II. An example is given for the case when the ratio between the sampling rate and the input signal is equal to 33. Fig. 5 shows the ADC output spectrum before and after interpolation. The frequency is normalized to Nyquist frequency. In this case, a 6-point interpolation (using "6" outputs to estimate ) is used. The output spectrum after interpolation shows that all the unwanted tones due to clock skew are greatly reduced and the SFDR improves significantly. However, the noise floor due to random jitter remains the same. Since the SFDR is the most important specification in wireless communication applications, simulation results are compared in terms of SFDR versus in the following. The results are shown in Fig. 6 . Curves corresponded to the SFDR before interpolation and after 2-, 4-, 8-, 16-, and 32-point interpolations are shown, respectively. It can be observed that there is a 20-60 dB improvement in the SFDR after applying the proposed technique, depending on the number of points used in the interpolation and . In many cases, the unwanted tones virtually disappear under the noise floor so that the improvement is limited to the noise floor level. It can be further observed that as the input frequency approaches the Nyquist rate ( ), the improvement of the proposed method becomes less obvious. This is due to the fact that less sampled points in one sinewave cycle can be used in the interpolation to estimate the correct output. Notice that when more points are used in the interpolation, the performance will be improved, especially for input frequencies close to the Nyquist rate. For most applications, a maximum number of 32 points used for interpolation is sufficient since an SFDR of higher than 100 dB can be achieved for an input signal frequency up to 1.5 times less than the Nyquist frequency (i.e.,
). Simulations were also performed for multitone input signals. The results were similar to the single-tone case, and no intermodulation products were generated in the output spectrum. This indicates that the proposed technique is inherently linear.
C. Theoretical Analysis
To further understand the effectiveness of the proposed technique, theoretical expressions for the SFDR after interpolation are presented in this section. The first step is to analyze the case with only one channel suffered from clock skew. Errors due to clock skew will be analyzed for several cases: without interpolation, with 2-point interpolation, and with 3-point interpolation.
With and , several terminologies are defined as follow:
, , and , where is the sampling ratio, and is defined as the percentage of clock skew for a given sampling period . Assume that the channel that suffers from clock-skew samples the input at the instant , where is the ideal sampling instant for this channel. For a complex sinusoid input without digital interpolation, the ADC output values for the instants before and after can be written as and the error due to clock skew, , can be expressed as (4) where is the ideal output value at . If a direct Fourier transform is applied to this error, it can be expressed as (5) Since the channel that suffers from clock-skew samples the input every s, this sampling mechanism causes unwanted tones appeared across the spectrum and the result can be expressed as . Thus, the magnitude of the unwanted tone at is equal to . Since SFDR is defined as the ratio between the input signal and the highest unwanted tone, it can be expressed as . Using the terminologies defined earlier, the SFDR without interpolation, , can be written as (6) To simplify the expressions for the derivation of the SFDR of the 2-point interpolation ( ), we define , , , and as follows:
Then, the result after the 2-point interpolation for the time instant can be written as and the error between the interpolated value and the ideal value becomes
With the terminologies defined above, the above equation can be rewritten as Similar to the case of without interpolation, can be derived as (8) The SFDR for the 3-point interpolation can also be derived using the above steps. We first define , , , , , and as follows:
Then, the result after the 3-point interpolation for the time instant and the error between the interpolated value and the ideal value are given as where Using the terminologies defined above, can be expressed as (9) The corresponding SFDR can be written as (10) From the above analysis, it can be observed that all the errors after interpolation are only related to the input frequency and no other nonlinear terms. Thus, as stated before, the proposed technique is linear, which is a very important requirement for wireless communication applications. Furthermore, although the above analysis is obtained by assuming that there is only one channel that suffers from clock skew, the same steps can be used to analyze the cases of having multichannels that suffer from clock skews, except that the expressions become more complicated. Nevertheless, the analysis for the case of having only one channel that suffers from clock skew can be used to predict the results for having multichannels (and all the channels) that suffer form clock skews. The comparison between the simulated results and the theoretical results shown above is shown in Fig. 7 , where the solid curves represent the analytical results and the curves with markers represent the results from simulation. The same setup as discussed in Section II was used. The above theoretical analysis matches well with the simulated results before the magnitudes of the unwanted tones are lower than the noise floor caused by random jitter and quantization error. Therefore, the above results can be used for predicting the SFDR's for the case where more than one channels suffered from clock skews.
For higher order interpolations, analysis similar to the ones shown above can also be carried out. However, the expressions become complicated as the order increases. An empirical formula is proposed to estimate the SFDR's so that, during the design stage, it can be used as a guideline for selecting the required order for a given SFDR requirement and a given maximum input frequency. This empirical formula can be written as (11) where the parameter is related to the number of points ( ) used in the interpolation and the parameter is related to the magnitudes of the clock skews. These two parameters are found by fitting equation (11) to the simulated results. Table I shows the values of these two parameters after fitting. Based on these results, the parameter is found to be approximately equal to , and the parameter is roughly equal to , where is equal to at . With these approximations, the empirical formula gives very good results for less than 32, as shown in Fig. 8 . As before, the curves with markers represent the simulated results. For greater than 32, the SFDR increases rapidly as increases and the results predicted using (11) start to deviate from the simulation results. However, the same formula can be used for if the parameters and are increased by 25% and decreased by one tenth for every 50% increase in , respectively.
IV. DIGITAL-BACKGROUND CLOCK-SKEW MEASUREMENT
As mentioned above, the interpolation can only be carried out if (clock skew for a particular channel) is known. This can be obtained through calibration cycles either before or during normal operation. Calibration before normal operation can be carried out using the following procedure. Again, assume that each channel is an ideal ADC. During the calibration cycle, a predetermined linear ramp signal is fed to the ADC. Ideally, the digital output will be proportional to the sampling instant and (12) where is the difference between the actual output value and the ideal output value at the ideal sampling instant .
For the above measurement, the ramp signal has a slew rate fast enough to obtain an accurate clock-skew measurement. Assume that the minimum clock skew need to be measured is s, and the ADC has bits of resolution. To measure the clock skew, has to be greater than 1 LSB. Then, for a given ADC full input range , the minimum slope of the ramp can be determined as (13) Although the accuracy of the above clock-skew measurement is always affected by random jitter, the random jitter will have zero mean. Therefore, by repeating the above clock-skew measurement procedure a number of times, the effect of random jitter will be averaged out and an accurate measurement of clock skew for each channel can be obtained. By performing this measurement on every channel, the clock skews for different channels can be obtained.
In the literature, there are also other methods used in instrumentation equipments to accurately measure the clock skews, e.g., [16] . However, clock skews may vary due to aging and temperature variation. Furthermore, the actual clock skews may be different during normal operation after the calibration cycle is finished. This is due to the fact that different circuits in the ADC (or the whole system that the ADC is applied to) will be used during normal operation. As a result, the deterministic component of the power supply noise that affects the clock skew will be different. Therefore, a background measurement may be required.
A method of background measurement that requires no major changes on the analog part of the ADC is proposed in this paper. Fig. 9 shows the required modification on each channel. A ramp signal with period of is added to the input signal before each S/H samples the signal. If we assume that the input signal is equals to zero, the output of each ADC will be a DC value proportional to the clock skew and the slope of the ramp as discussed above. If the input is any signal with zero mean, then the clock skew can be estimated by feeding the output of each ADC to a digital low-pass filter (LPF) as shown in Fig. 9 , such that a DC value proportional to the clock skew can be obtained. (Notice that the LPF also serves the purpose of filtering out random jitter, which may affect the measurement of clock skew). Since this dc value appears at the output of the channel, the estimated clock-skew value for channel , , has to be subtracted from the output channel before interpolation can be performed. Notice that it is quite possible that none of the 's are equal to zero since the sampling instants of any channels may not happen at the instant when crosses zero. To have meaningful results from the interpolation process, one of the channels is assumed to have no clock skew and is used as reference. Then the relative clock skew for channel can be calculated by subtracting the estimated clock-skew value of the reference channel from . The digital LPF is required to have a very low cutoff frequency and high order so that low input frequency signal will not be attenuated when is subtracted from the output of each channel. To minimize the hardware requirement, the LPF can be realized based on averaging number of outputs using a simple accumulator as shown in Fig. 9 . The output of the accumulator is then used to update the estimated clock-skew value (stored in register ) at a rate of . To obtain a good clock-skew estimation and to allow very low input frequency signal, a large should be used.
Since a DC value proportional to the clock slew of each channel will be added to the input signal during the background skew measurement, the dynamic range of the ADC will be reduced. To estimate this degradation, let us first assume that the input is zero. Then a clock skew of 50% of can be measured by each channel when the slope of the ramp input is equal to . Since is represented as at the ADC output, where is the resolution of the ADC, a given clock-skew range of % ( 50%) of will have a value within a range of , where can be determined to be bits and is used for representing the value of . Therefore, the reduction in dynamic range of the ADC is given as . As an illustration, if there is 5% of clock skew and the ADC is 14 bits, will be equal to 11 bits and the dynamic range of the ADC will drop from 84.3 to 83.1 dB. From this example, it can be observed that even though the clock skew is quite large, the reduction in dynamic range due to background clock-skew measurement can still be neglected. For a more practical clock skew of 0.5% of , is equal to 8 bits and the reduction in dynamic range is 0.15 dB.
For practical realization, addition of and in Fig. 9 can be implemented by a slight modification of the S/H in each channel, as shown in Fig. 10 . For conventional S/H, nodes A and B are usually connected to the common-mode voltage. Instead, they are connected to the ramp input, such that the addition of and can be obtained. As a result, there are no major changes on the analog parts of the ADC. If the clock skew is 
within
, the ramp signal can also be replaced with a triangular wave or a sinewave with a frequency of , as shown in Fig. 11 , which can be generated at high frequency through the use of the main ADC clock that has the same frequency. When the sinewave is used, the should be corrected by the inverse sine function before applied to the interpolation process. Notice that the overall noise floor of the ADC will increase slightly due to the random jitter associated with the ramp (triangular or sine) input. However, the SFDR will not be degraded as long as the connections between the ramp input and the individual S/H's are short and identical by laying out all the switches 's (Fig. 10) of different S/H's at one place. Notice that mismatches between 's will not affect the overall SFDR, since any clock skews due to this mismatch will be measured by the background clock-skew measurement and the output values will be corrected by the interpolation algorithm.
V. PRACTICAL CONSIDERATION FOR DIGITAL INTERPOLATION
Although the interpolation algorithm can be realized as an iterative process described by (3), it may not be fast enough to produce outputs at a data rate of unless a pipeline architecture is used. Fortunately, it can be shown that the interpolation algorithm can be realized as a finite-impulse response (FIR) filter. Therefore, the hardware complexity can be greatly reduced and high-speed operations can be obtained. As an example, assume that there is only one channel that suffers from clock skew, and a 3-point interpolation is used. Then, (9) can be rewritten as (14) Equation (14) is similar to the expression of a third-order FIR filter. Interpolation with more than three points can also be derived using the same principle. For a -point interpolation, it can be observed that a th-order FIR filter is required, and all the FIR filter coefficients will be related to the clock-skew value as illustrated in (14) . Notice that these coefficients will be fixed until a new clock-skew value is obtained from the background clock-skew measurement. Since the clock-slew value does not change rapidly over time, a slow but simple hardware can be used to compute all the filter coefficients using an iteration operation similar to (3). Thus, the hardware complexity can be relatively simple even for high-order interpolation. In the literature, a 24-point digital interpolation has also been applied to calibrate a pipelined ADC [17] . Therefore, high-order interpolation as high as 32 points is still quite feasible in practical implementation.
In the above discussion, only one channel is assumed to be suffered from clock skew, and hence, the interpolation process is only required every s. In general, all the channels may have clock skews, and every output has to be computed using the same interpolation process. In this case, the same FIR filter can be used to generate every output, except that the filter coefficients have to be time varying and rotated with a period of according to the corresponding channels, i.e., a new set of precomputed filter coefficients has to be loaded to the filter when the filter is used to compute a new output. Since there are channels, the number of filter coefficient sets is equal to . Similar to most digital signal processing techniques, finite wordlength will affect the results of interpolation as illustrated in Fig. 12 . Curve 1 is the result for no clock-skew correction. Curve 2 is the result for a 6-point interpolation with floating point computation. Curve 3 is the result for the same interpolation with only 18 bits of accuracy in the computation. It can be observed that there is some degradation in SFDR due to finite word length effects since extra truncation errors increase the noise floor. Nevertheless, there is still 20-40 dB improvement over the one without using the proposed technique. Since the interpolation algorithm can be realized as a FIR filter, the wordlength requirement is similar to the requirement for implementing an FIR filter.
VI. SUMMARY AND CONCLUSION
A digital-background calibration technique for reducing timing-error effects in time-interleaved ADC is proposed in this paper. The proposed technique is based on digital interpolation, which requires timing information of each channel. To obtain this information, a digital-background clock-skew measurement method is also proposed. Besides the practical issues in implementing the proposed technique, simulation results, as well as theoretical analysis for addressing the limitation of this technique, are presented. An improvement in SFDR of 20-60 dB can be obtained depending on the input frequency and the number of points used in the interpolation. The advantage of this technique are that no major change in the analog circuits is required for the ADC, and most of the calibration and processing steps are carried out in the digital domain. Given the steady improvement on the digital signal processing hardware due to advances in CMOS technologies, the proposed technique can be used to realize high-speed and high-accuracy ADC's for communication as well as instrumentation applications.
APPENDIX
In this appendix, an analysis is carried out to describe the timing-error effects, which are illustrated in Fig. 13 , . When the digital outputs are combined, all the sampled values are considered as evenly sampled. This corresponds to case (c).
represents the timing error of channel due to both clock skew and random jitter. However, for the following derivation, will only be used for representing the clock skew of channel for simplicity. There are two things that can be noticed from Fig. 13 . First, it can be considered that the input signal is sampled evenly by each channel with a sampling period of although there is timing error on each channel when compared between channels. Second, channel 0 is used as a reference and the timing errors of other channels are compared to the sampling instant of channel 0. Hence, channel can be viewed as having an input equal to and samples this input using a sampling clock with period of . The expression for the sampling clock of each channel, , can be expressed as Based on the above expression, the sampled output of channel , , is given as , and the final output, , can be written as , where is the quantization error.
can be further expressed as (15) From the above equation, it can be observed that the first term is the same as the output from an ideal ADC, and the second term is the error term due to the timing error in each channel. Assume that the input signal has a frequency spectrum of . Then the frequency spectrum of the sampled input for channel , , can be determined using the fact that , where is the Fourier transform of and is equal to . Furthermore, is equal to . Therefore, the frequency spectrum of the ADC output, , can be derived as (16) where the term "noise" represents the frequency spectrum of the quantization noise and other errors due to random jitter.
